

## COURSE PROFILE

<b>Course Number : EE 242</b>	<b>Course Title :</b> Logic Circuit Design Laboratory
<b>Required / Elective :</b> Required	<b>Pre-requisite :</b> - <b>Corequisite:</b> EE 240
<b>Catalog Description:</b> Experiments with logic gates and combinational circuits, digital arithmetic circuits, multiplexers, flip-flops, counters, shift registers.	<b>Textbook / Required Material :</b> Logic Design Lab. Manual
<b>Course Structure / Schedule :</b> (0+0+2) 1 / 2 ECTS	
<b>Extended Description :</b> This is a required laboratory course for the Computer and Electronics Engineering students. The goal of the course is to give students a hands-on experience in design, implementation, and debugging of digital circuits and prepare students for the design of practical digital hardware systems using Verilog.	
<b>Design content :-</b>	<b>Computer usage:</b> VHDL (Verilog Hardware Description Language)
<b>Course Outcomes:</b> A student who successfully completes the course will be able to <ul style="list-style-type: none"> <li>• Construct and analyze small multi-level combinational logic circuits containing AND, OR, NOT, NAND, NOR, and XOR gates.[5],[6],[7]</li> <li>• Analyze and design modular combinatorial logic circuits containing decoders, multiplexers, demultiplexers, 7-segments display decoders and adders. [5],[6],[7]</li> <li>• Analyze and design of sequential circuits using the concepts of state and state transition. [5],[6],[7]</li> <li>• Represent and simulate a logic circuit using Verilog. [5],[6], [11]</li> <li>• Develop basic laboratory skills, recording of data, and write well-organized technical reports. [5],[6],[9]</li> <li>• Present their application projects via oral and visual media. [9],[11]</li> <li>• Have an ability of professional and ethical responsibility.[4]</li> <li>• Learn to work in team, responsibilities of circuit construction.[8]</li> </ul> <p><i>Level of contribution of course to program outcomes:</i>            Strong: [5],[6],[8]            Average: [4],[7],[9],[11]            Some: -</p>	
<b>Recommended reading:</b> Digital Design, Third Edition, M. Morris Mano, Prentice-Hall, ISBN : 0-13-062121-8 Contemporary Logic Design, Randy H. Katz, Benjamin/Cummings Publishing, ISBN:0-8053-2703-7	

<b>Teaching Methods:</b>	
Pre-readings, preliminary works, lecture and group work.	
<b>Assessment Methods:</b>	
Laboratory reports, class survey in lab., term project, preliminary works	
<b>Student Workload:</b>	
Preparatory reading and pre-works	7 hrs
Homeworks, laboratory reports	10 hrs
Projects	2 hrs
Laboratory work	28 hrs
Final Exam	3 hrs
<b>TOTAL .....</b>	<b>50 hrs ... to match 25 x 2 ECTS</b>
Prepared by : Dr. Ebru Gürsu ÇİMEN	Revision Date : 05.02.2010